FM24CL64
64Kb Serial 3V F-RAM Memory

Features
64K bit Ferroelectric Nonvolatile RAM
- Organized as 8,192 x 8 bits
- Unlimited Read/Write Cycles
- 45 year Data Retention
- NoDelay™ Writes
- Advanced High-Reliability Ferroelectric Process

Fast Two-wire Serial Interface
- Up to 1 MHz maximum bus frequency
- Direct hardware replacement for EEPROM
- Supports legacy timing for 100 kHz & 400 kHz

Low Power Operation
- True 2.7V-3.6V Operation
- 75 μA Active Current (100 kHz)
- 1 μA Standby Current

Industry Standard Configuration
- Industrial Temperature -40°C to +85°C
- 8-pin “Green”/RoHS SOIC and DFN Packages
- Grade 3 AEC-Q100 Qualified (SOIC only)

Description
The FM24CL64 is a 64-kilobit nonvolatile memory employing an advanced ferroelectric process. A ferroelectric random access memory or F-RAM is nonvolatile and performs reads and writes like a RAM. It provides reliable data retention for 45 years while eliminating the complexities, overhead, and system level reliability problems caused by EEPROM and other nonvolatile memories.

The FM24CL64 performs write operations at bus speed. No write delays are incurred. The next bus cycle may commence immediately without the need for data polling. In addition, the product offers write endurance orders of magnitude higher than EEPROM. Also, F-RAM exhibits much lower power during writes than EEPROM since write operations do not require an internally elevated power supply voltage for write circuits.

These capabilities make the FM24CL64 ideal for nonvolatile memory applications requiring frequent or rapid writes. Examples range from data collection where the number of write cycles may be critical, to demanding industrial controls where the long write time of EEPROM can cause data loss. The combination of features allows more frequent data writing with less overhead for the system.

The FM24CL64 provides substantial benefits to users of serial EEPROM, yet these benefits are available in a hardware drop-in replacement. The FM24CL64 is available in industry standard 8-pin SOIC and DFN packages using a familiar two-wire protocol. It is guaranteed over an industrial temperature range of -40°C to +85°C.

Pin Configuration

<table>
<thead>
<tr>
<th>Pin Names</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>A0-A2</td>
<td>Device Select Address</td>
</tr>
<tr>
<td>SDA</td>
<td>Serial Data/address</td>
</tr>
<tr>
<td>SCL</td>
<td>Serial Clock</td>
</tr>
<tr>
<td>WP</td>
<td>Write Protect</td>
</tr>
<tr>
<td>VSS</td>
<td>Ground</td>
</tr>
<tr>
<td>VDD</td>
<td>Supply Voltage</td>
</tr>
</tbody>
</table>

Ordering Information

<table>
<thead>
<tr>
<th>Part Number</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>FM24CL64-G †</td>
<td>“Green”/RoHS 8-pin SOIC</td>
</tr>
<tr>
<td>FM24CL64-GTR †</td>
<td>“Green”/RoHS 8-pin SOIC, Tape &amp; Reel</td>
</tr>
<tr>
<td>FM24CL64-DG</td>
<td>“Green”/RoHS 8-pin DFN</td>
</tr>
<tr>
<td>FM24CL64-DGTR</td>
<td>“Green”/RoHS 8-pin DFN, Tape &amp; Reel</td>
</tr>
<tr>
<td>FM24CL64-S *</td>
<td>8-pin SOIC</td>
</tr>
<tr>
<td>FM24CL64-STR *</td>
<td>8-pin SOIC, Tape &amp; Reel</td>
</tr>
</tbody>
</table>

† Grade 3 AEC-Q100 Qualified
* End of life. Last time buy June 2009.

This product conforms to specifications per the terms of the Ramtron standard warranty. The product has completed Ramtron’s internal qualification testing and has reached production status.

Rev. 3.3
May 2009

Ramtron International Corporation
1850 Ramtron Drive, Colorado Springs, CO 80921
(800) 545-FRAM, (719) 481-7000
www.ramtron.com
Figure 1. FM24CL64 Block Diagram

Pin Description

<table>
<thead>
<tr>
<th>Pin Name</th>
<th>Type</th>
<th>Pin Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>A0-A2</td>
<td>Input</td>
<td>Address 0-2. These pins are used to select one of up to 8 devices of the same type on the same two-wire bus. To select the device, the address value on the three pins must match the corresponding bits contained in the device address. The address pins are pulled down internally.</td>
</tr>
<tr>
<td>SDA</td>
<td>I/O</td>
<td>Serial Data Address. This is a bi-directional line for the two-wire interface. It is open-drain and is intended to be wire-OR’d with other devices on the two-wire bus. The input buffer incorporates a Schmitt trigger for noise immunity and the output driver includes slope control for falling edges. A pull-up resistor is required.</td>
</tr>
<tr>
<td>SCL</td>
<td>Input</td>
<td>Serial Clock. The serial clock line for the two-wire interface. Data is clocked out of the part on the falling edge, and in on the rising edge. The SCL input also incorporates a Schmitt trigger input for noise immunity.</td>
</tr>
<tr>
<td>WP</td>
<td>Input</td>
<td>Write Protect. When WP is high, addresses in the entire memory map will be write-protected. When WP is low, all addresses may be written. This pin is pulled down internally.</td>
</tr>
<tr>
<td>VDD</td>
<td>Supply</td>
<td>Supply Voltage: 2.7V to 3.6V</td>
</tr>
<tr>
<td>VSS</td>
<td>Supply</td>
<td>Ground</td>
</tr>
</tbody>
</table>
Overview
The FM24CL64 is a serial F-RAM memory. The memory array is logically organized as a 8,192 x 8 bit memory array and is accessed using an industry standard two-wire interface. Functional operation of the F-RAM is similar to serial EEPROMs. The major difference between the FM24CL64 and a serial EEPROM with the same pinout relates to its superior write performance.

Memory Architecture
When accessing the FM24CL64, the user addresses 8,192 locations each with 8 data bits. These data bits are shifted serially. The 8,192 addresses are accessed using the two-wire protocol, which includes a slave address (to distinguish other non-memory devices), and an extended 16-bit address. Only the lower 13 bits are used by the decoder for accessing the memory. The upper three address bits should be set to 0 for compatibility with larger devices in the future.

The access time for memory operation is essentially zero beyond the time needed for the serial protocol. That is, the memory is read or written at the speed of the two-wire bus. Unlike an EEPROM, it is not necessary to poll the device for a ready condition since writes occur at bus speed. That is, by the time a new bus transaction can be shifted into the part, a write operation will be complete. This is explained in more detail in the interface section below.

Users expect several obvious system benefits from the FM24CL64 due to its fast write cycle and high endurance as compared with EEPROM. However there are less obvious benefits as well. For example in a high noise environment, the fast-write operation is less susceptible to corruption than an EEPROM since it is completed quickly. By contrast, an EEPROM requiring milliseconds to write is vulnerable to noise during much of the cycle.

Note that it is the user’s responsibility to ensure that $V_{DD}$ is within datasheet tolerances to prevent incorrect operation.

Two-wire Interface
The FM24CL64 employs a bi-directional two-wire bus protocol using few pins or board space. Figure 2 illustrates a typical system configuration using the FM24CL64 in a microcontroller-based system. The industry standard two-wire bus is familiar to many users but is described in this section.

By convention, any device that is sending data onto the bus is the transmitter while the target device for this data is the receiver. The device that is controlling the bus is the master. The master is responsible for generating the clock signal for all operations. Any device on the bus that is being controlled is a slave. The FM24CL64 always is a slave device.

The bus protocol is controlled by transition states in the SDA and SCL signals. There are four conditions including start, stop, data bit, or acknowledge. Figure 3 illustrates the signal conditions that specify the four states. Detailed timing diagrams are in the electrical specifications.

![Figure 2. Typical System Configuration](image)
Stop Condition
A stop condition is indicated when the bus master drives SDA from low to high while the SCL signal is high. All operations using the FM24CL64 should end with a stop condition. If an operation is in progress when a stop is asserted, the operation will be aborted. The master must have control of SDA (not a memory read) in order to assert a stop condition.

Start Condition
A start condition is indicated when the bus master drives SDA from high to low while the SCL signal is high. All commands should be preceded by a start condition. An operation in progress can be aborted by asserting a start condition at any time. Aborting an operation using the start condition will ready the FM24CL64 for a new operation.

If during operation the power supply drops below the specified VDD minimum, the system should issue a start condition prior to performing another operation.

Data/Address Transfer
All data transfers (including addresses) take place while the SCL signal is high. Except under the two conditions described above, the SDA signal should not change while SCL is high.

Acknowledge
The acknowledge takes place after the 8th data bit has been transferred in any transaction. During this state the transmitter should release the SDA bus to allow the receiver to drive it. The receiver drives the SDA signal low to acknowledge receipt of the byte. If the receiver does not drive SDA low, the condition is a no-acknowledge and the operation is aborted.

The receiver would fail to acknowledge for two distinct reasons. First is that a byte transfer fails. In this case, the no-acknowledge ceases the current operation so that the part can be addressed again. This allows the last byte to be recovered in the event of a communication error.

Second and most common, the receiver does not acknowledge to deliberately end an operation. For example, during a read operation, the FM24CL64 will continue to place data onto the bus as long as the receiver sends acknowledges (and clocks). When a read operation is complete and no more data is needed, the receiver must not acknowledge the last byte. If the receiver acknowledges the last byte, this will cause the FM24CL64 to attempt to drive the bus on the next clock while the master is sending a new command such as stop.

Slave Address
The first byte that the FM24CL64 expects after a start condition is the slave address. As shown in Figure 4, the slave address contains the device type, the device select address bits, and a bit that specifies if the transaction is a read or a write.

Bits 7-4 are the device type and should be set to 1010b for the FM24CL64. These bits allow other types of function types to reside on the 2-wire bus within an identical address range. Bits 3-1 are the address select bits. They must match the corresponding value on the external address pins to select the device. Up to eight FM24CL64s can reside on the same two-wire bus by assigning a different address to each. Bit 0 is the read/write bit. R/W=1 indicates a read operation and R/W=0 indicates a write operation.
Addressing Overview
After the FM24CL64 (as receiver) acknowledges the device address, the master can place the memory address on the bus for a write operation. The address requires two bytes. The first is the MSB. Since the device uses only 13 address bits, the value of the upper three bits are “don’t care”. Following the MSB is the LSB with the remaining eight address bits. The address value is latched internally. Each access causes the latched address value to be incremented automatically. The current address is the value that is held in the latch -- either a newly written value or the address following the last access. The current address will be held for as long as power remains or until a new value is written. Reads always use the current address. A random read address can be loaded by beginning a write operation as explained below.

After transmission of each data byte, just prior to the acknowledge, the FM24CL64 increments the internal address latch. This allows the next sequential byte to be accessed with no additional addressing. After the last address (1FFFh) is reached, the address latch will roll over to 0000h. There is no limit to the number of bytes that can be accessed with a single read or write operation.

Data Transfer
After the address information has been transmitted, data transfer between the bus master and the FM24CL64 can begin. For a read operation the FM24CL64 will place 8 data bits on the bus then wait for an acknowledge from the master. If the acknowledge occurs, the FM24CL64 will transfer the next sequential byte. If the acknowledge is not sent, the FM24CL64 will end the read operation. For a write operation, the FM24CL64 will accept 8 data bits from the master then send an acknowledge. All data transfer occurs MSB (most significant bit) first.

Memory Operation
The FM24CL64 is designed to operate in a manner very similar to other 2-wire interface memory products. The major differences result from the higher performance write capability of F-RAM technology. These improvements result in some differences between the FM24CL64 and a similar configuration EEPROM during writes. The complete operation for both writes and reads is explained below.

Write Operation
All writes begin with a device address, then a memory address. The bus master indicates a write operation by setting the LSB of the device address to a 0. After addressing, the bus master sends each byte of data to the memory and the memory generates an acknowledge condition. Any number of sequential bytes may be written. If the end of the address range is reached internally, the address counter will wrap from 1FFFh to 0000h.

Unlike other nonvolatile memory technologies, there is no effective write delay with F-RAM. Since the read and write access times of the underlying memory are the same, the user experiences no delay through the bus. The entire memory cycle occurs in less time than a single bus clock. Therefore, any operation including read or write can occur immediately following a write. Acknowledge polling, a technique used with EEPROMs to determine if a write is complete is unnecessary and will always return a ready condition.

Internally, an actual memory write occurs after the 8th data bit is transferred. It will be complete before the acknowledge is sent. Therefore, if the user desires to abort a write without altering the memory contents, this should be done using start or stop condition prior to the 8th data bit. The FM24CL64 uses no page buffering.

The memory array can be write protected using the WP pin. Setting the WP pin to a high condition (VDD) will write-protect all addresses. The FM24CL64 will not acknowledge data bytes that are written to protected addresses. In addition, the address counter will not increment if writes are attempted to these addresses. Setting WP to a low state (VSS) will deactivate this feature. WP is pulled down internally.

Figure 5 below illustrates both a single-byte and multiple-byte write cycles.
Read Operation

There are two basic types of read operations. They are current address read and selective address read. In a current address read, the FM24CL64 uses the internal address latch to supply the address. In a selective read, the user performs a procedure to set the address to a specific value.

Current Address & Sequential Read

As mentioned above the FM24CL64 uses an internal latch to supply the address for a read operation. A current address read uses the existing value in the address latch as a starting place for the read operation. The system reads from the address immediately following that of the last operation.

To perform a current address read, the bus master supplies a device address with the LSB set to 1. This indicates that a read operation is requested. After receiving the complete device address, the FM24CL64 will begin shifting out data from the current address on the next clock. The current address is the value held in the internal address latch.

Beginning with the current address, the bus master can read any number of bytes. Thus, a sequential read is simply a current address read with multiple byte transfers. After each byte the internal address counter will be incremented.

*Each time the bus master acknowledges a byte, this indicates that the FM24CL64 should read out the next sequential byte.*

There are four ways to properly terminate a read operation. Failing to properly terminate the read will most likely create a bus contention as the FM24CL64 attempts to read out additional data onto the bus. The four valid methods are:

1. The bus master issues a no-acknowledge in the 9th clock cycle and a stop in the 10th clock cycle. This is illustrated in the diagrams below. This is preferred.
2. The bus master issues a no-acknowledge in the 9th clock cycle and a start in the 10th.
3. The bus master issues a stop in the 9th clock cycle.
4. The bus master issues a start in the 9th clock cycle.

If the internal address reaches 1FFFh, it will wrap around to 0000h on the next read cycle. Figures 7 and 8 below show the proper operation for current address reads.

Selective (Random) Read

There is a simple technique that allows a user to select a random address location as the starting point for a read operation. This involves using the first three bytes of a write operation to set the internal address followed by subsequent read operations.

To perform a selective read, the bus master sends out the device address with the LSB set to 0. This specifies a write operation. According to the write protocol, the bus master then sends the address bytes that are loaded into the internal address latch. After the FM24CL64 acknowledges the address, the bus...
master issues a start condition. This simultaneously aborts the write operation and allows the read command to be issued with the device address LSB set to a 1. The operation is now a current address read.

**Figure 7. Current Address Read**

![Current Address Read Diagram]

**Figure 8. Sequential Read**

![Sequential Read Diagram]

**Figure 9. Selective (Random) Read**

![Selective (Random) Read Diagram]
### Electrical Specifications

#### Absolute Maximum Ratings

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Description</th>
<th>Ratings</th>
</tr>
</thead>
<tbody>
<tr>
<td>$V_{DD}$</td>
<td>Power Supply Voltage with respect to $V_{SS}$</td>
<td>-1.0V to +5.0V</td>
</tr>
<tr>
<td>$V_{IN}$</td>
<td>Voltage on any pin with respect to $V_{SS}$</td>
<td>-1.0V to +5.0V and $V_{IN} &lt; V_{DD} + 1.0V$*</td>
</tr>
<tr>
<td>$T_{STG}$</td>
<td>Storage Temperature</td>
<td>-55°C to +125°C</td>
</tr>
<tr>
<td>$T_{LEAD}$</td>
<td>Lead Temperature (Soldering, 10 seconds)</td>
<td>300°C</td>
</tr>
</tbody>
</table>
| $V_{ESD}$ | Electrostatic Discharge Voltage  
- Human Body Model (JEDEC Std JESD22-A114-B)  
- Machine Model (JEDEC Std JESD22-A115-A) | 4kV  
300V |
| Package Moisture Sensitivity Level | MSL-1 |

* Exception: The “$V_{IN} < V_{DD} + 1.0V$” restriction does not apply to the SCL and SDA inputs.

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only, and the functional operation of the device at these or any other conditions above those listed in the operational section of this specification is not implied. Exposure to absolute maximum ratings conditions for extended periods may affect device reliability.

#### DC Operating Conditions ($T_A = -40^\circ C$ to $+85^\circ C$, $V_{DD} = 2.7V$ to 3.65V unless otherwise specified)

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Parameter</th>
<th>Min</th>
<th>Typ</th>
<th>Max</th>
<th>Units</th>
<th>Notes</th>
</tr>
</thead>
<tbody>
<tr>
<td>$V_{DD}$</td>
<td>Main Power Supply</td>
<td>2.7</td>
<td>3.65</td>
<td>V</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
| $I_{DD}$ | $V_{DD}$ Supply Current  
@ SCL = 100 kHz  
@ SCL = 400 kHz  
@ SCL = 1 MHz | | 75 | $\mu A$ | 1 |
| $I_{SB}$ | Standby Current | 1 | $\mu A$ | 2 |
| $I_{IJ}$ | Input Leakage Current | $\pm 1$ | $\mu A$ | 3 |
| $I_{LO}$ | Output Leakage Current | $\pm 1$ | $\mu A$ | 3 |
| $V_{IL}$ | Input Low Voltage | -0.3 | 0.3 $V_{DD}$ | V |  |
| $V_{IH}$ | Input High Voltage | 0.7 $V_{DD}$ | $V_{DD} + 0.5$ | V |  |
| $V_{OL}$ | Output Low Voltage  
@ $I_{OL} = 3.0$ mA | 0.4 | V |  |
| $R_{IN}$ | Address Input Resistance (WP, A2-A0)  
For $V_{IN} = V_{IL}$ (max)  
For $V_{IN} = V_{IH}$ (min) | 50 | $K\Omega$ | 5 |
| $V_{HYS}$ | Input Hysteresis | 0.05 $V_{DD}$ | V | 4 |

**Notes**

1. SCL toggling between $V_{DD} - 0.3V$ and $V_{SS}$, other inputs $V_{SS}$ or $V_{DD} - 0.3V$.
2. SCL = SDA = $V_{DD}$. All inputs $V_{SS}$ or $V_{DD}$. Stop command issued.
3. VIN or VOUT = $V_{SS}$ to $V_{DD}$. Does not apply to WP, A2-A0 pins.
4. This parameter is characterized but not tested.
5. The input pull-down circuit is strong (50KΩ) when the input voltage is below $V_{IL}$ and weak (1MΩ) when the input voltage is above $V_{IH}$.
**AC Parameters** (TA = -40° C to + 85° C, VDD = 2.7V to 3.65V unless otherwise specified)

| Symbol | Parameter | Min | Max | Min | Max | Min | Max | Units | Notes |
|--------|-----------|-----|-----|-----|-----|-----|-----|------|-------|-------|
| f_{SCL} | SCL Clock Frequency | 0 | 100 | 0 | 400 | 0 | 1000 | kHz | 1 |
| t_{LOW} | Clock Low Period | 4.7 | 1.3 | 0.6 | μs |
| t_{HIGH} | Clock High Period | 4.0 | 0.6 | 0.4 | μs |
| t_{AA} | SCL Low to SDA Data Out Valid | 3 | 0.9 | 0.55 | μs |
| t_{BUF} | Bus Free Before New Transmission | 4.7 | 1.3 | 0.5 | μs |
| t_{HD:STA} | Start Condition Hold Time | 4.0 | 0.6 | 0.25 | μs |
| t_{SU:STA} | Start Condition Setup for Repeated Start | 4.7 | 0.6 | 0.25 | μs |
| t_{HD:DAT} | Data In Hold | 0 | 0 | 0 | ns |
| t_{SU:DAT} | Data In Setup | 250 | 100 | 100 | ns |
| t_{R} | Input Rise Time | 1000 | 300 | 300 | ns | 2 |
| t_{F} | Input Fall Time | 1000 | 300 | 300 | ns | 2 |
| t_{SU:STO} | Stop Condition Setup | 4.0 | 0.6 | 0.25 | μs |
| t_{DH} | Data Output Hold (from SCL @ VIL) | 0 | 0 | 0 | ns |
| t_{SP} | Noise Suppression Time Constant on SCL, SDA | 50 | 50 | 50 | ns |

**Notes**: All SCL specifications as well as start and stop conditions apply to both read and write operations.

1. The speed-related specifications are guaranteed characteristic points along a continuous curve of operation from DC to 1 MHz.
2. This parameter is periodically sampled and not 100% tested.

**Capacitance** (TA = 25° C, f=1.0 MHz, VDD = 3V)

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Parameter</th>
<th>Max</th>
<th>Units</th>
<th>Notes</th>
</tr>
</thead>
<tbody>
<tr>
<td>C_{IO}</td>
<td>Input/Output capacitance (SDA)</td>
<td>8</td>
<td>pF</td>
<td>1</td>
</tr>
<tr>
<td>C_{IN}</td>
<td>Input Capacitance</td>
<td>6</td>
<td>pF</td>
<td>1</td>
</tr>
</tbody>
</table>

**Notes**: This parameter is periodically sampled and not 100% tested.

**AC Test Conditions**

- Input Pulse Levels: 0.1 VDD to 0.9 VDD
- Input rise and fall times: 10 ns
- Input and output timing levels: 0.5 VDD

**Equivalent AC Load Circuit**

![Equivalent AC Load Circuit Diagram]

3.65V

Output

1100 Ω

100 pF
Diagram Notes
All start and stop timing parameters apply to both read and write cycles. Clock specifications are identical for read and write cycles. Write timing parameters apply to slave address, word address, and write data bits. Functional relationships are illustrated in the relevant datasheet sections. These diagrams illustrate the timing parameters only.

**Read Bus Timing**

```
  SCL  |  SDA
  +-----+-----+
  |     |     |
  | tSU:SDA | tBUF |
  +-----+-----+
      Start   Stop    Start
  
  tSU:SDA  tBUF  tF  tHDH  tLOW  tSP  tSP

  SCL  |  SDA
  +-----+-----+
  |     |     |
  | tSU:DAT | tHD:DAT |
  +-----+-----+
      Start   Stop    Start
  
  tSU:DAT  tHD:DAT  tSU:DAT  tHD:DAT
```

**Write Bus Timing**

```
  SCL  |  SDA
  +-----+-----+
  |     |     |
  | tSU:STO | tSU:DAT |
  +-----+-----+
      Start   Start
  
  tSU:STO  tSU:DAT  tSU:DAT  tSU:DAT

  SCL  |  SDA
  +-----+-----+
  |     |     |
  | tSU:DAT | tSU:DAT |
  +-----+-----+
      Start   Start
  
  tSU:DAT  tSU:DAT  tSU:DAT  tSU:DAT
```

**Data Retention** \((V_{DD} = 2.7V \text{ to } 3.65V, 85^\circ \text{C})\)

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Min</th>
<th>Units</th>
<th>Notes</th>
</tr>
</thead>
<tbody>
<tr>
<td>Data Retention</td>
<td>45</td>
<td>Years</td>
<td></td>
</tr>
</tbody>
</table>
Mechanical Drawing

8-pin SOIC (JEDEC Standard MS-012 variation AA)

Refer to JEDEC MS-012 for complete dimensions and notes.
All dimensions in millimeters.

SOIC Package Marking Scheme

Legend:
XXXX= part number, P= package type
LLLLLLL= lot code
RIC= Ramtron Int’l Corp, YY=year, WW=work week

Example: FM24CL64, “Green” SOIC package, Year 2004, Work Week 39
FM24CL64-G
A40003G1
RIC0439
8-pin TDFN (4.0mm x 4.5mm body, 0.95mm pitch)

Exposed metal pad. Do not connect to anything except Vss.

Note: All dimensions in millimeters.

TDFN Package Marking Scheme for Body Size 4.0mm x 4.5mm

Legend:
R=Ramtron, G="green" TDFN package, XXXX=base part number
LLLL= lot code, YY=year, WW=work week

Example: “Green” TDFN package, FM24CL64, Lot 0003, Industrial temperature, Year 2005, Work Week 14
RG4L64
0003
0514
## Revision History

<table>
<thead>
<tr>
<th>Revision</th>
<th>Date</th>
<th>Summary</th>
</tr>
</thead>
<tbody>
<tr>
<td>0.1</td>
<td>7/21/00</td>
<td>Initial Release</td>
</tr>
<tr>
<td>0.2</td>
<td>5/9/01</td>
<td>Endurance changed to unlimited.</td>
</tr>
<tr>
<td>0.3</td>
<td>10/11/01</td>
<td>Changed Data Retention table. Added pin numbers to pinout.</td>
</tr>
<tr>
<td>1.0</td>
<td>3/29/02</td>
<td>Changed status to Preliminary.</td>
</tr>
<tr>
<td>2.0</td>
<td>7/23/03</td>
<td>Changed status to Production. Extended storage temperature limits.</td>
</tr>
<tr>
<td>3.0</td>
<td>1/19/05</td>
<td>Added DFN package ordering option and added mechanical drawing. Added pcb footprint drawings. Updated 1st page footer.</td>
</tr>
<tr>
<td>3.1</td>
<td>3/8/05</td>
<td>Improved Data Retention spec to 45 years. Removed “preliminary” from DFN package drawing. Added ESD and package MSL ratings.</td>
</tr>
<tr>
<td>3.2</td>
<td>3/5/2008</td>
<td>Changed TDFN Package Marking Scheme. Marked –S ordering number as “not recommended for new designs”.</td>
</tr>
<tr>
<td>3.3</td>
<td>5/14/2009</td>
<td>Added tape and reel ordering information. Added last time buy notice on –S ordering number. Added notation that –G parts are Grade 3.</td>
</tr>
</tbody>
</table>